DocumentCode
169818
Title
On the Evaluation of Multi-core Systems with SIMD Engines for Public-Key Cryptography
Author
Martins, Pedro ; Sousa, Leonel
Author_Institution
Inst. Super. Tecnico, Univ. de Lisboa, Lisbon, Portugal
fYear
2014
fDate
22-24 Oct. 2014
Firstpage
48
Lastpage
53
Abstract
The acceleration of cryptographic applications on embedded devices is a topic of increasingly importance, due to their massive use. In this paper, the efficiency of these devices when operating as cryptographic accelerators is assessed, using a two-tiered parallelism model, where not only multi-core, but also Single Instruction Multiple Data (SIMD) parallelism is exploited to increase the throughput of modular multiplications. In addition, the applicability of the developed parallel modular multiplications are tested for the Rivest-Shavir-Adleman (RSA) and Elliptic Curve (EC) cryptosystems. The relative efficiency of the two-tiered model for implementing cryptosystems on general purpose processors and embedded devices is analysed and experimentally evaluated. It can be concluded that it is possible to achieve the same levels of execution enhancement on both platforms. Moreover, speedups of up to 7.3 and 3.9 are obtained for the RSA and EC cryptosystems on the ARM A15 quad-core processor, respectively.
Keywords
multiprocessing systems; parallel processing; performance evaluation; public key cryptography; ARM A15 quad-core processor; EC cryptosystems; RSA cryptosystems; Rivest-Shavir-Adleman cryptosystems; SIMD engines; SIMD parallelism; cryptographic accelerators; cryptographic applications; elliptic curve cryptosystems; embedded devices; general purpose processors; multicore systems evaluation; parallel modular multiplications; public-key cryptography; single instruction multiple data; two-tiered parallelism model; Clocks; Elliptic curve cryptography; Multicore processing; Parallel processing; Program processors; Embedded Systems; Montgomery Multiplication; Parallel Algorithms; Public-Key Cryptography;
fLanguage
English
Publisher
ieee
Conference_Titel
Computer Architecture and High Performance Computing Workshop (SBAC-PADW), 2014 International Symposium on
Conference_Location
Paris
Type
conf
DOI
10.1109/SBAC-PADW.2014.10
Filename
6972014
Link To Document