Hierarchical reconfiguration of VLSI/WSI arrays

We present a reconfiguration algorithm for yield enhancement of VLSI/WSI arrays. Our algorithm, is based on row/column elimination. We introduce the notion of element-bypass and use it to eliminate partial row(s) and partial column(s). In doing so we enhance the harvest greatly. Experimentally we are able to attain harvest which is many folds better than that reported in comparable studies. Our method has no hardware overhead and compares well with other methods that have substantial hardware overhead