Power reductions in unrolled CORDIC architectures

This paper shows a novel methodology to reduce the power consumption and complexity in unrolled CORDIC architectures. It is a methodology based on removing adder and subtractor stages starting from the first stage. The stages are replaced with a number of MUXes. Three to four stages can be removed with substantial reduction in complexity and power consumption. The methodology is applicable on CORDICs with an arbitrary number of stages. Here, a six stage CORDIC is used as an example to show the methodology. The paper shows that the complexity can be decreased by 29% and the dynamic power consumption can be reduced by 59%.