DocumentCode :
1727077
Title :
Finite word-length effects of an unified systolic array for 2-D DCT/IDCT
Author :
Lim, Hyesook ; Yim, Changhoon ; Swartzlander, Earl E., Jr.
Author_Institution :
Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA
fYear :
1996
Firstpage :
35
Lastpage :
44
Abstract :
This paper presents a fixed-point error analysis for the unified systolic array implementation of 2-dimensional (2-D) discrete cosine transform (DCT) and 2-D inverse discrete cosine transform (IDCT). Closed form expressions for the mean and variance of fixed-point rounding-errors and truncation-errors are derived. Simulation results are provided to verify the analysis. Simulations designed to find the minimum word-length which satisfies IEEE requirements for the implementation of an 8×8 IDCT are also performed. Simulation results show that the proposed systolic array is more robust for the fixed-point error than other existing implementations for DCT/IDCT
Keywords :
digital simulation; discrete cosine transforms; error analysis; roundoff errors; systolic arrays; closed form expressions; discrete cosine transform; finite word-length effects; fixed-point error; fixed-point error analysis; fixed-point rounding-errors; inverse discrete cosine transform; minimum word-length; simulation results; truncation-errors; unified systolic array; Analytical models; Computational modeling; Data compression; Discrete cosine transforms; Error analysis; Fixed-point arithmetic; Image processing; Robustness; Signal processing; Systolic arrays;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Application Specific Systems, Architectures and Processors, 1996. ASAP 96. Proceedings of International Conference on
Conference_Location :
Chicago, IL
ISSN :
2160-0511
Print_ISBN :
0-8186-7542-X
Type :
conf
DOI :
10.1109/ASAP.1996.542799
Filename :
542799
Link To Document :
بازگشت