• DocumentCode
    1730285
  • Title

    Solder/adhesive bonding using simple planarization technique for 3D integration

  • Author

    Nimura, Masatsugu ; Mizuno, Jun ; Sakuma, Katsuyuki ; Shoji, Shuichi

  • Author_Institution
    Waseda Univ., Tokyo, Japan
  • fYear
    2011
  • Firstpage
    1147
  • Lastpage
    1152
  • Abstract
    This paper describes a hybrid solder/adhesive bonding method using a simple planarization technique for three-dimensional (3D) integration. With the hybrid bonding method, the chip bonding and encapsulation of underfill resin between chips is completed in one step. The simple planarization technique is used to planarize adhesive on a flat Si substrate coated with a release agent. The planarization technique is a simple and inexpensive operation compared to the conventional processes using Chemical Mechanical Polishing (CMP) or fly cutting. Since the CMP process has advantages for wafer-level fabrication, we also evaluated hybrid bonding using CMP. The results of the simple planarization process show that the spaces around the Cu/Sn bumps were fully filled with the adhesive, and the adhesive residual layer on the Cu/Sn bumps was removed by O2 plasma. A cross-sectional SEM image after the hybrid bonding using the proposed planarization process shows that the Cu/Sn solder had properly wetted the Au and the adhesive had uniformly filled the small gaps between the bonded chips. Solder/adhesive bonding using CMP was also succeeded. In addition, Au/adhesive bonding with 10-μm pitch Au bumps was realized.
  • Keywords
    adhesive bonding; chemical mechanical polishing; copper; integrated circuit bonding; planarisation; resins; solders; three-dimensional integrated circuits; tin; 3D integration; CMP; Cu-Sn bumps; Cu-Sn solder; O2 plasma; adhesive residual layer; chemical mechanical polishing; chip bonding; cross-sectional SEM image; encapsulation; fly cutting; hybrid bonding method; planarization technique; solder-adhesive bonding; underfill resin; wafer-level fabrication; Bonding; Copper; Gold; Planarization; Resins; Silicon; Tin;
  • fLanguage
    English
  • Publisher
    ieee
  • Conference_Titel
    Electronic Components and Technology Conference (ECTC), 2011 IEEE 61st
  • Conference_Location
    Lake Buena Vista, FL
  • ISSN
    0569-5503
  • Print_ISBN
    978-1-61284-497-8
  • Electronic_ISBN
    0569-5503
  • Type

    conf

  • DOI
    10.1109/ECTC.2011.5898655
  • Filename
    5898655