DocumentCode :
1744866
Title :
FIR filters for systems with input clock jitter
Author :
Tarczynski, Andrzej
Author_Institution :
Dept. of Electron. Syst., Univ. of Westminster, London
Volume :
2
fYear :
2001
fDate :
6-9 May 2001
Firstpage :
617
Abstract :
A method of designing fixed-coefficient FIR filters whose input signals are sampled irregularly due to clock jitter is presented. The approach does not require direct measurement of the jitter. Instead it is assumed that the jitter is a strictly stationary stochastic process for which some statistical information is available. Preliminary analysis of degradation of filter performance due to the presence of jitter is also presented. Some numerical analyses illustrate the main assertions of the paper
Keywords :
FIR filters; digital filters; filtering theory; optimisation; stochastic processes; timing jitter; FIR filters; filter performance degradation; fixed-coefficient FIR filters; input clock jitter; irregularly sampled input signals; stationary stochastic process; Clocks; Design methodology; Digital filters; Filtering; Finite impulse response filter; Jitter; Performance analysis; Sampling methods; Signal design; Stochastic processes;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on
Conference_Location :
Sydney, NSW
Print_ISBN :
0-7803-6685-9
Type :
conf
DOI :
10.1109/ISCAS.2001.921146
Filename :
921146
Link To Document :
بازگشت