DocumentCode :
174601
Title :
Increasing cache capacity via critical-words-only cache
Author :
Cheng-Chieh Huang ; Nagarajan, Vijay
Author_Institution :
Inst. of Comput. Syst. Archit., Univ. of Edinburgh, Edinburgh, UK
fYear :
2014
fDate :
19-22 Oct. 2014
Firstpage :
125
Lastpage :
132
Abstract :
Current processors have multiple levels of caches. Choosing the right cache size for each level is critical for performance. The first-level cache (L1) is typically small, in order to match the speed of the processor. The lower level caches, on the other hand, are typically large, in order to reduce capacity misses. However, situations may arise in which the size of a lower level cache cannot be increased beyond a point - for example, recent Intel multi-core processors (including Nehalem and Sandy Bridge) have only 256 kB private L2 caches per core - which adversely affects the performance of benchmarks which have large working set sizes. In this paper, we propose a novel cache design known as the critical-words-only cache (co-cache) for increasing the effective cache capacity. Our approach involves rethinking the notion of cache blocks; instead of storing all the words that belong to a cache block, we only store the critical words, where the critical words are the words that are generally accessed before the others. Our experiments show that with our design a 256 kB L2 performs as well as a 512 kB conventional L2 cache on average.
Keywords :
cache storage; multiprocessing systems; L2 caches; cache blocks; cache capacity; capacity misses; co-cache; critical-words-only cache; first-level cache; memory size 256 KByte; memory size 512 KByte; multicore processors; Benchmark testing; Hardware; Monitoring; Multicore processing; Organizations; Program processors; Registers;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Computer Design (ICCD), 2014 32nd IEEE International Conference on
Conference_Location :
Seoul
Type :
conf
DOI :
10.1109/ICCD.2014.6974671
Filename :
6974671
Link To Document :
بازگشت