DocumentCode
1757156
Title
Improving the Quality of Delay-Based PUFs via Optical Proximity Correction
Author
Forte, Domenic ; Srivastava, Anurag
Author_Institution
Dept. of Electr. & Comput. Eng., Univ. of Connecticut, Storrs, CT, USA
Volume
32
Issue
12
fYear
2013
fDate
Dec. 2013
Firstpage
1879
Lastpage
1891
Abstract
Silicon physically unclonable functions (PUFs) are circuits that exploit modern manufacturing variations to generate unique signatures for chip authentication and cryptographic key generation. Existing research has focused on improving PUF quality at architectural or design levels, but has ignored opportunities available during fabrication, which is the source of systematic and random variation in (ICs)/PUFs. For typical ICs (where security is not a concern), optical proximity correction (OPC) is used to suppress both these types of variations. However, several prior works have shown that only systematic variations negatively impact PUF quality and random variations are beneficial for PUFs. In this paper, we propose two PUF-aware OPC cost functions: 1) P-OPC generates a PUF lithography mask that increases all variations in PUF circuitry (the opposite of state-of-the-art OPC), and 2) SVC-OPC generates mask patterns that reduce the systematic variation found in PUFs for better quality. Simulation results for ring oscillator (RO) PUFs show that the proposed techniques can improve PUF signature quality compared to current state-of-the-art OPC.
Keywords
cryptography; industrial property; integrated circuit manufacture; oscillators; proximity effect (lithography); PUF circuitry; PUF lithography; chip authentication; cryptographic key generation; delay-based PUF; modern manufacturing variations; optical proximity correction; physically unclonable functions; ring oscillator; Circuit synthesis; Cost function; Hardware; Process control; Ring oscillators; Security; Hardware security; optical proximity correction; physically unclonable function (PUF); process variation;
fLanguage
English
Journal_Title
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Publisher
ieee
ISSN
0278-0070
Type
jour
DOI
10.1109/TCAD.2013.2274940
Filename
6663224
Link To Document