DocumentCode
1762896
Title
Design and Implementation of Sensorless Capacitor Voltage Balancing Control for Three-Level Boosting PFC
Author
Hung-Chi Chen ; Jhen-Yu Liao
Author_Institution
Dept. of Electr. & Comput. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan
Volume
29
Issue
7
fYear
2014
fDate
41821
Firstpage
3808
Lastpage
3817
Abstract
Compared with the conventional boosting PFC converter, the three-level boosting PFC converter has two cascaded switches and two cascaded capacitors across the dc-side voltage. Two capacitor voltages may be different due to their mismatched equivalent series resistance, their mismatched capacitance, and the mismatched conducting time of the corresponding switches. It follows that the controller needs to sense the capacitor voltages to balance both capacitor voltages. In this paper, the sensorless capacitor voltage balancing control (SCVBC) without sensing the capacitor voltages is proposed, and the total number of the feedback signals is saved. The proposed SCVBC is digitally implemented in an FPGA-based system. The provided simulated and experimental results also demonstrate the proposed SCVBC.
Keywords
field programmable gate arrays; power capacitors; power convertors; power factor correction; voltage control; FPGA-based system; SCVBC; cascaded capacitors; cascaded switches; dc-side voltage; feedback signals; mismatched capacitance; mismatched equivalent series resistance; sensorless capacitor voltage balancing control; three-level boosting PFC; Boosting; Capacitors; DC-DC power converters; Inductors; Sensors; Switches; Voltage control; Sensorless control; voltage-balancing control;
fLanguage
English
Journal_Title
Power Electronics, IEEE Transactions on
Publisher
ieee
ISSN
0885-8993
Type
jour
DOI
10.1109/TPEL.2013.2279718
Filename
6587075
Link To Document