DocumentCode
1768525
Title
A 2.4pJ/bit ASK demodulator with 100% modulation rate for 13.56MHz NFC/RFID applications
Author
Guangjie Cai ; Pun, Alan ; Kwong, David ; Wang, K.C.
Author_Institution
Hong Kong Appl. Sci. & Technol. Res. Inst., Hong Kong, China
fYear
2014
fDate
1-5 June 2014
Firstpage
734
Lastpage
737
Abstract
In this paper, an Amplitude Shift Keying (ASK) demodulator circuit for Near Field Communication (NFC) target mode or Radio Frequency Identification (RFID) tag is designed by using sample and hold method. It features envelope detector, switch capacitor filter, dynamic comparator, clock extractor and phase generator. This demodulator was demonstrated and simulated in TSMC 0.18um CMOS technology with an average power of 32uW power consumption at 13.56Mbps Non-Return-to-Zero (NRZ) date rate for a carrier frequency of 13.56MHz. The minimum input voltage swing is 200mVpp.
Keywords
CMOS integrated circuits; amplitude shift keying; capacitors; comparators (circuits); demodulators; near-field communication; radiofrequency identification; sample and hold circuits; ASK demodulator circuit; NFC-RFID applications; NRZ; TSMC CMOS technology; amplitude shift keying; bit rate 13.56 Mbit/s; carrier frequency; clock extractor; dynamic comparator; envelope detector; frequency 13.56 MHz; modulation rate; near field communication; non-return-to-zero; phase generator; power 32 muW; radio frequency identification; sample and hold method; switch capacitor filter; Amplitude shift keying; Capacitors; Clocks; Demodulation; Envelope detectors; Radiofrequency identification; ASK demodulation; ASK demodulator; NFC; RFID tag; comparator; envelope detector; sample and hold;
fLanguage
English
Publisher
ieee
Conference_Titel
Circuits and Systems (ISCAS), 2014 IEEE International Symposium on
Conference_Location
Melbourne VIC
Print_ISBN
978-1-4799-3431-7
Type
conf
DOI
10.1109/ISCAS.2014.6865240
Filename
6865240
Link To Document