DocumentCode
1772621
Title
Domain-specific augmentations for High-Level Synthesis
Author
Schmid, Maurizio ; Tanase, Alexandru ; Hannig, Frank ; Teich, Jurgen ; Bhadouria, Vivek Singh ; Ghoshal, Devarshi
Author_Institution
Univ. of Erlangen-Nurnberg, Erlangen, Germany
fYear
2014
fDate
18-20 June 2014
Firstpage
173
Lastpage
177
Abstract
High-Level Synthesis (HLS) has become a very popular instrument to facilitate rapid development of production-ready implementations for FPGAs. Ever increasing flexibility of the frameworks, however, demands a very high level of domain-specific knowledge from the designer. Examples for such knowledge in window-based image processing are median computation and border handling. Depending on the size of the considered window, writing the code to perform such operations may become overwhelming even at very high abstraction levels. To increase productivity and to make the underlying architecture accessible to non-experts, we propose to combine HLS with domain-specific augmentations. Specifically, we propose a new language extension in form of a reduction for sorting and median computation. Furthermore, we introduce a new high-level transformation to perform multiple kinds of border treatment automatically. Both augmentations may reduce the required amount of code lines considerably. The increase in productivity is analyzed by comparing the lines of code necessary to specify a median filter for HLS in PAULA for synthesis using PARO and in C++ for synthesis using a commercial HLS tool.
Keywords
C++ language; field programmable gate arrays; high level synthesis; median filters; C++; FPGA; HLS; PARO; PAULA; abstraction levels; border handling; domain-specific augmentations; domain-specific knowledge; field programmable gate arrays; high-level synthesis; language extension; median computation; median filter; window-based image processing; Field programmable gate arrays; Hardware; Image processing; Mathematical model; Productivity; Signal processing algorithms; Sorting;
fLanguage
English
Publisher
ieee
Conference_Titel
Application-specific Systems, Architectures and Processors (ASAP), 2014 IEEE 25th International Conference on
Conference_Location
Zurich
Type
conf
DOI
10.1109/ASAP.2014.6868653
Filename
6868653
Link To Document