Title :
Design for mitigation of single event effects
Author :
Nicolaidis, Michael
Author_Institution :
iRoC Technol., Grenoble, France
Abstract :
Various fault tolerant techniques can be employed to mitigate SEUs, SETs and SELs. However, such techniques usually inquire high hardware, speed and power penalty that most commercial applications could not afford. This presentation concerns low cost mitigation techniques for single-event effects induced by alpha particles and atmospheric neutrons in advanced nanometric designs.
Keywords :
fault tolerance; integrated circuit design; integrated circuit reliability; nanoelectronics; neutron effects; alpha particles; atmospheric neutrons; fault tolerance; fault tolerant techniques; integrated circuit design; integrated circuit reliability; low cost mitigation techniques; nanoelectronics; nanometric designs; neutron effects; single event effects; single event transients; single event upsets; Clocks; Error analysis; Latches; Logic devices; Logic gates; Neutrons; Pulse circuits; Silicon; Single event upset; Thyristors;
Conference_Titel :
On-Line Testing Symposium, 2005. IOLTS 2005. 11th IEEE International
Print_ISBN :
0-7695-2406-0
DOI :
10.1109/IOLTS.2005.20