An automated approach for verification of onchip interconnect resistance for electrostatic discharge paths

An automated method to verify low-ohmic interconnects for ESD protection network of a multi-million gate SoC design is demonstrated on full chip level. This closes a critical gap in the ESD verification and supersedes workarounds of the past. A structured breakup and assessment of the discharge paths is discussed.