DocumentCode :
1830587
Title :
Power-aware topology optimization for networks-on-chips
Author :
Elmiligi, Haytham ; Morgan, Ahmed A. ; El-Kharashi, M. Watheq ; Gebali, Fayez
Author_Institution :
Dept. of Electr. & Comput. Eng., Univ. of Victoria, Victoria, BC
fYear :
2008
fDate :
18-21 May 2008
Firstpage :
360
Lastpage :
363
Abstract :
The choice of a network topology for a networks- on-chip based application significantly impacts its power consumption. In this paper, we propose a new methodology to reduce the total power consumption of the global router-to-router links by selecting the optimal network topology. The proposed methodology merges three mapping approaches: network partitioning, standard topology mapping, and long-range insertion. Analytical power models for global links are studied at different levels of abstraction. The proposed methodology is validated through a case study. Experimental results show the power consumption improvement compared to related work.
Keywords :
matrix algebra; network topology; network-on-chip; telecommunication network routing; network partitioning; networks-on-chips; power consumption; power-aware topology optimization; router-to-router links; standard topology mapping; Analytical models; Computer graphics; Computer networks; Electronic mail; Energy consumption; Network topology; Network-on-a-chip; Power engineering and energy; Power engineering computing; Power system interconnection;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on
Conference_Location :
Seattle, WA
Print_ISBN :
978-1-4244-1683-7
Electronic_ISBN :
978-1-4244-1684-4
Type :
conf
DOI :
10.1109/ISCAS.2008.4541429
Filename :
4541429
Link To Document :
بازگشت