DocumentCode
1831062
Title
Efficient real-time implementation of MPEG-4 audiovisual decoder using DSP and RISC chips
Author
Choi, Byeong-Doo ; Choi, Kang-Sun ; Ko, Sung-Jea ; Morales, Aldo W.
Author_Institution
Dept. of Electron. Eng., Korea Univ., Seoul, South Korea
fYear
2003
fDate
17-19 June 2003
Firstpage
246
Lastpage
247
Abstract
This paper presents a real-time embedded implementation of MPEG-4 visual simple profile and advanced audio coding (AAC) decoder using DSP and RISC chips. We optimize MPEG-4 modules using the seamless double buffering memory structure, the dual MAC applied for half pixel motion compensation (MC), and fast floating-to-integer conversion algorithm in AAC.
Keywords
audio coding; code standards; decoding; digital signal processing chips; embedded systems; reduced instruction set computing; telecommunication standards; AAC decoder; ARM9 RISC core; DSP chips; MPEG-4 audiovisual decoder; MPEG-4 modules; MPEG-4 visual simple profile; RISC chips; TMS320C55 10; advanced audio coding; fast floating-to-integer conversion algorithm; half pixel motion compensation; real-time embedded implementation; seamless double buffering memory structure; Decoding; Digital signal processing; Digital signal processing chips; MPEG 4 Standard; Motion compensation; Random access memory; Read-write memory; Reduced instruction set computing; Transform coding; Video compression;
fLanguage
English
Publisher
ieee
Conference_Titel
Consumer Electronics, 2003. ICCE. 2003 IEEE International Conference on
Print_ISBN
0-7803-7721-4
Type
conf
DOI
10.1109/ICCE.2003.1218906
Filename
1218906
Link To Document