Topology-aware ESD checking: A new approach to ESD protection

We introduce a topology-aware electrostatic discharge (ESD) verification flow that enhances ESD protection circuitry verification with customizable rule checking and reporting. This methodology reduces invalid errors and enhances debugging to ensure adequate ESD protection. Using a rule for parasitic bipolar devices, we demonstrate the use of and benefits provided by the flow.