Efficient test scheduling for hierarchical core based design

Core-based system-on-chip (SOC) design methodology integrates heterogeneous technology from multiple sources. As fabrication technology and design technique make progress, today´s SOC may become tomorrow´s embedded core. The design hierarchy of the SOC results in test integration challenges. The proposed SOC test scheduling technique is used to minimize the test application time of the SOC with hierarchical embedded cores. Unlike previous work in this area that assumes the SOC design hierarchy to be flattened, the proposed technique takes into account the design hierarchy constraints including the dedicated TAM assignment and fixed I/O pin number of the hierarchical cores. Experimental results are presented for ITC´02 SOC Test Benchmarks with about 5.73% (on average) test application time overhead compared with the flattened test scheduling scheme.