Fault emulation with optimized assignment of circuit nodes to fault injectors

Fault injection into an optimized circuit is made possible with the introduction of additional logic called fault injectors, which are controlled by a fault activator. In order to attain an optimum utilization of FPGA resources a novel technique is presented for the assignment of nodes and corresponding fault injectors in the matrix form of the fault activator