PLL-Clockgenerator for Two Marginally Spaced Frequencies

A high precision clock generator circuit providing a crystal-stable 160 MHz clock and a second one with about 0.1 - 0.8% higher frequency out of a single digital PLL has been designed. Such adjacent clock frequencies are needed for digital clock recovery circuits used in data receivers. Circuitry, layout and measured data are presented.