Title :
Design and analysis of fast carry-propagate adder under non-equal input signal arrival profile
Author :
Oklobdzija, Vojin G.
Author_Institution :
Dept. of Electr. & Comput. Eng., California Univ., Davis, CA, USA
fDate :
31 Oct-2 Nov 1994
Abstract :
This paper examines the design of a fast carry-propagate adder under the condition of non-equal input signals arrival. This is a common case encountered in the fast parallel multipliers where a carry-propagate adder is deployed to produce the final product. It is shown that the rules used in the past are not valid and do not result in the fastest adder. We present the analysis of those conditions and provide the rules for the fast carry-propagate adder design
Keywords :
adders; carry logic; digital arithmetic; analysis; carry-propagate adder; design; fast carry-propagate adder; fast parallel multipliers; non-equal input signal arrival profile; product; Buildings; Delay effects; Equations; Logic; Multiplexing; Propagation delay; Signal analysis; Signal design;
Conference_Titel :
Signals, Systems and Computers, 1994. 1994 Conference Record of the Twenty-Eighth Asilomar Conference on
Conference_Location :
Pacific Grove, CA
Print_ISBN :
0-8186-6405-3
DOI :
10.1109/ACSSC.1994.471687
