DocumentCode :
1911222
Title :
A New Calibration Method for Sampling Clock Skew in Time-interleaved ADC
Author :
Liu, Zheng ; Honda, Kazutaka ; Kawahito, Shoji
Author_Institution :
Grad. Sch. of Electron. Sci. & Technol., Shizuoka Univ., Shizuoka
fYear :
2008
fDate :
12-15 May 2008
Firstpage :
1107
Lastpage :
1110
Abstract :
A sampling clock skew calibration method with a new calibration signal addition circuit is presented in this paper. The clock skew is detected using a calibration signal, and the calibration is done by adjustment of sample clock delay. The new calibration signal addition circuit consisting of small capacitors and a few switches has little interference to the input signal, and makes it possible for the proposed calibration method to operate at background.
Keywords :
analogue-digital conversion; calibration; clocks; analog to digital converter; sampling clock skew calibration method; signal addition circuit; time-interleaved ADC; Calibration; Circuit simulation; Clocks; Data conversion; Distortion; Phase measurement; Sampling methods; Switches; Timing jitter; Voltage; calibration; clock skew; mismatch; sample timing error; time-interleaved ADC;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Instrumentation and Measurement Technology Conference Proceedings, 2008. IMTC 2008. IEEE
Conference_Location :
Victoria, BC
ISSN :
1091-5281
Print_ISBN :
978-1-4244-1540-3
Electronic_ISBN :
1091-5281
Type :
conf
DOI :
10.1109/IMTC.2008.4547204
Filename :
4547204
Link To Document :
بازگشت