The effect on overlay of wafer distortion induced by dielectric reflow process

Overlay requirements imposed by ULSI devices scaling down are more and more tight. This makes it necessary to evaluate the influence of any technological step on the lithographic registration process. Using an original method the authors have estimated the impact on the lithographic process of the wafer distortion induced by the different thermal treatments used to planarize interlevel dielectric.