Title :
Comparative Study of Synthesis for Asynchronous and Synchronous Cache Controllers
Author :
Tuominen, Johanna ; Santti, Tero ; Plosila, Juha
Author_Institution :
Turku Centre for Comput. Sci.
Abstract :
The asynchronous design approach is an interesting alternative for modern system-on-chip (SoC) designs because of its several benefits. Self-timed circuit has potential for low-power and low-noise design. Moreover, the modularity and the composability of asynchronous systems are favorable properties. This is partly due to the chips getting larger and denser, resulting in serious difficulties in the clock tree design. One of disadvantages has been the lack of commercial computer aided design (CAD) tools. This paper presents synthesis flow targeted for self-timed VLSI circuits provided by handshake solutions. The performance of the synthesis tool is compared with its synchronous counterpart in terms of area and speed. We have chosen to use cache controllers as case study
Keywords :
VLSI; asynchronous circuits; cache storage; clocks; integrated circuit design; logic design; low-power electronics; system-on-chip; asynchronous cache controllers; asynchronous design; asynchronous systems; clock tree design; computer aided design tools; handshake solutions; low-noise design; low-power design; self-timed VLSI circuits; self-timed circuit; synchronous cache controllers; synthesis tool; system-on-chip designs; Circuit synthesis; Clocks; Computer languages; Computer science; Control system synthesis; Design automation; Java; Network-on-a-chip; System-on-a-chip; Very large scale integration;
Conference_Titel :
Norchip Conference, 2006. 24th
Conference_Location :
Linkoping
Print_ISBN :
1-4244-0772-9
DOI :
10.1109/NORCHP.2006.329233
