DocumentCode :
1958183
Title :
Accelerating HMMER on FPGA using parallel prefixes and reductions
Author :
Abbas, Naeem ; Derrien, Steven ; Rajopadhye, Sanjay ; Quinton, Patrice
Author_Institution :
IRISA-INRIA, ENS de Cachan, Rennes, France
fYear :
2010
fDate :
8-10 Dec. 2010
Firstpage :
37
Lastpage :
44
Abstract :
HMMER is a widely used tool in bioinformatic, based on Profile Hidden Markov Models. The computation kernels of HMMER i.e. MSV and P7Viterbi are very compute intensive and data dependencies restrict to sequential execution. In this paper, we propose an original parallelization scheme for HMMER by rewriting their mathematical formulation, to expose the hidden potential parallelization opportunities. Our parallelization scheme targets FPGA technology, and our architecture can achieve 10 times speedup compared with that of latest HMMER3 SSE version, while not compromising on sensitivity of original algorithm.
Keywords :
bioinformatics; field programmable gate arrays; hidden Markov models; FPGA technology; HMMER3 SSE version; MSV; P7Viterbi; bioinformatics; parallel prefix; profile hidden Markov model; Computer architecture; Equations; Field programmable gate arrays; Hardware; Heuristic algorithms; Hidden Markov models; Kernel;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Field-Programmable Technology (FPT), 2010 International Conference on
Conference_Location :
Beijing
Print_ISBN :
978-1-4244-8980-0
Type :
conf
DOI :
10.1109/FPT.2010.5681755
Filename :
5681755
Link To Document :
بازگشت