DocumentCode :
1967525
Title :
HAMLET-an expression compiler/optimizer for the implementation of heuristics to minimize multiple-valued programmable logic arrays
Author :
Yurchak, John M. ; Butler, Jon T.
Author_Institution :
US Naval Postgraduate Sch., Monterey, CA, USA
fYear :
1990
fDate :
23-25 May 1990
Firstpage :
144
Lastpage :
152
Abstract :
A description is given of HAMLET, a CAD tool written in C, that translates a user specification of a multiple-valued expression into a layout of a multiple-valued programmable logic array (MVL-PLA) which realizes that expression. It is modular to accommodate future minimization heuristics and future MVL-PLA technologies. At present, it implements two heuristics and one MVL-PLA technology, current-node CMOS. Specifically, HAMLET accepts a sum-of-products expression from the user, applies a minimization heuristic, and then produces a PLA layout of a multiple-valued current-mode CMOS PLA. In addition to its design capabilities, HAMLET can analyze heuristics. Random functions can be generated, heuristics applied, and statistics computed on the results. User-derived expressions can also be analyzed. In addition to the minimization heuristics, HAMLET can apply search strategies based on these heuristics, which, in the extreme, are exhaustive, producing true minimal forms
Keywords :
logic CAD; logic arrays; many-valued logics; minimisation of switching nets; CAD tool; HAMLET; MVL-PLA; expression compiler/optimizer; minimization heuristics; multiple-valued expression; multiple-valued programmable logic array; Circuits; Heuristic algorithms; Laboratories; Minimization methods; Optimizing compilers; Programmable logic arrays;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Multiple-Valued Logic, 1990., Proceedings of the Twentieth International Symposium on
Conference_Location :
Charlotte, NC
Print_ISBN :
0-8186-2046-3
Type :
conf
DOI :
10.1109/ISMVL.1990.122610
Filename :
122610
Link To Document :
بازگشت