Title :
Synthesis of ladder diagrams from Petri nets controller models
Author :
Jiménez, Italia ; López, Ernesto ; Ramírez, Antonio
Author_Institution :
CINVESTAV-IPN, Guadalajara Jal., Mexico
Abstract :
This paper addresses the problem of automated synthesis of ladder diagrams for programmable logic controllers (PLC). The programs are obtained from control specifications expressed as timed interpreted Petri nets (TIPN). The approach herein presented allows to rapidly synthesize correct programs for PLC; it is based on a set of simple translation rules that produces a ladder diagram (LD) from a TIPN. Moreover this set of rules was coded into a program to automate this process
Keywords :
Petri nets; automatic programming; programmable controllers; PLC; Petri net controller models; TIPN; automated ladder diagram synthesis; program synthesis; programmable logic controllers; timed interpreted Petri nets; translation rules; Automatic control; Automatic programming; Formal specifications; Logic programming; Manufacturing automation; Petri nets; Programmable control; Programmable logic arrays; Programmable logic devices; Size control;
Conference_Titel :
Intelligent Control, 2001. (ISIC '01). Proceedings of the 2001 IEEE International Symposium on
Conference_Location :
Mexico City
Print_ISBN :
0-7803-6722-7
DOI :
10.1109/ISIC.2001.971512
