Design and implementation of SRRC IP generator

This work demonstrates the implementation of visual IP generator for Square Root Raised Cosine (SRRC) filter based on Microsoft Visual Studio 2008. The sum of coefficient product terms is the major part in the SRRC filter. In the Visual IP Generator, we proposed a novel algorithm that can translate the sum of coefficient product term on behalf of SRRC filter into the sum of bit shifted term, and then uses Booth Algorithm as well as group reusable to minimize the number of bit shifted term for reducing adder used. The SRRC IP generated from this work is also compiled and simulated in Altera Quartus II and compared with the Altera FIR Compiler synthesized SRRC filter. The comparison results verified our implemented SRRC filter is better than the SRRC filter constructed by Altera build-in IP Code. Our design can be accomplished by three stages: set up SRRC filter parameters, establish the simplified adder tree, and synthesis the VHDL Code. Through these steps, user can save a lot of time and effort in designing and simulation a SRRC filter using VHDL code.