DocumentCode
2050528
Title
Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13 μm and 90nm technologies
Author
Dilillo, L. ; Girard, P. ; Pravossoudovitch, S. ; Virazel, A. ; Bastian, M.
Author_Institution
LIRMM, Univ. de Montpellier II/CNRS, France
fYear
2005
fDate
13-17 June 2005
Firstpage
857
Lastpage
862
Abstract
Resistive-open defects appear more and more frequently in VDSM technologies. In this paper we present a study concerning resistive-open defects in the core-cell of SRAM memories. The first target of this work is a comparison of the effect produced by resistive-open defects in the 0.13 μm and 90 nm core-cell. We show that the 90 nm core-cell is more robust than the 0.13μ m core-cell in presence of resistive-open defects. On the other hand we show that dynamic faults are most likely to occur in the 90 nm than in 0.13 μm core-cell. Finally we propose a unique March test solution that ensures the complete coverage of all the extracted fault models for both technologies.
Keywords
SRAM chips; fault simulation; integrated circuit testing; 0.13 micron; 90 nm; March test solution; SRAM core-cell; SRAM memories; VDSM technologies; dynamic faults; resistive-open defect injection; Analytical models; Delay; Design for testability; Fault detection; Permission; Random access memory; Robustness; Silicon; System-on-a-chip; Testing;
fLanguage
English
Publisher
ieee
Conference_Titel
Design Automation Conference, 2005. Proceedings. 42nd
Print_ISBN
1-59593-058-2
Type
conf
DOI
10.1109/DAC.2005.193935
Filename
1510455
Link To Document