Gate oxide enhancement for whole chip ESD design between different power domains

ESD enhancement for gate oxide failure across different power domains is proposed in this paper by analyzing a typical interface damage case. The ESD failure curve and OBIRCH investigations go deep into chip internal circuit, thus several ESD flow path and corresponding solutions presented. In addition, the novel ESD design idea and troubleshooting method run through the whole which draw inferences about other cases from one instance.