Title :
Single electron encoded logic memory elements
Author :
Lageweg, Casper ; Cotofana, Sorin ; Vassiliadis, Stamatis
Author_Institution :
Dept. of Electr. Eng., Delft Univ. of Technol., Netherlands
Abstract :
The ability to control the transport of individual electrons in Single Electron Tunneling (SET) based circuits creates the conditions for Single Electron Encoded Logic (SEEL). This paper investigates the implementation of SEEL memory elements. First, the threshold gate and the buffer/inverter are introduced, which serve as basic circuit blocks for the proposed memory element. Second, SEEL implementations of the RS-latch, D-latch and positive edge-triggered D flip-flop are proposed and verified by simulation. Finally, the area, switching delay and power consumption of the memory elements are compared with CMOS-like SET implementations.
Keywords :
buffer circuits; flip-flops; integrated memory circuits; logic circuits; logic gates; power consumption; resonant tunnelling transistors; CMOS; D latch; RS latch; buffer; inverter; memory elements implementation; positive edge triggered D flip flop; power consumption; single electron encoded logic; single electron encoded logic memory elements; single electron tunneling based circuits; switching delay; threshold gate; Boolean functions; Circuit simulation; Delay; Electrons; Energy consumption; Flip-flops; Logic circuits; Logic gates; Threshold voltage; Tunneling;
Conference_Titel :
Nanotechnology, 2003. IEEE-NANO 2003. 2003 Third IEEE Conference on
Print_ISBN :
0-7803-7976-4
DOI :
10.1109/NANO.2003.1231815
