DocumentCode
2078195
Title
Power-aware scheduling of conditional task graphs in real-time multiprocessor systems
Author
Shin, Dongkun ; Kim, Jihong
Author_Institution
Sch. of Comput. Sci., Seoul Nat. Univ., South Korea
fYear
2003
fDate
25-27 Aug. 2003
Firstpage
408
Lastpage
413
Abstract
We propose a novel power-aware task scheduling algorithm for DVS-enabled real-time multiprocessor systems. Unlike the existing algorithms, the proposed DVS algorithm can handle conditional task graphs (CTGs) which model more complex precedence constraints. We first propose a condition-unaware task scheduling algorithm integrating the task ordering algorithm for CTGs and the task stretching algorithm for unconditional task graphs. We then describe a condition-aware task scheduling algorithm which assigns to each task the start time and the clock speed, taking account of the condition matching and task execution profiles. Experimental results show that the proposed condition-aware task scheduling algorithm can reduce the energy consumption by 50% on average over the non-DVS task scheduling algorithm.
Keywords
embedded systems; flow graphs; low-power electronics; multiprocessing systems; processor scheduling; task analysis; condition-unaware task scheduling; conditional task graph; design flow; directed acyclic graph; dynamic voltage scaling; low-power systems; periodic real-time application; power-aware scheduling; real-time multiprocessor systems; task ordering algorithm; task scheduling algorithm; task stretching algorithm; Algorithm design and analysis; Clocks; Computer science; Dynamic voltage scaling; Energy consumption; Multiprocessing systems; Power engineering and energy; Real time systems; Scheduling algorithm; Voltage control;
fLanguage
English
Publisher
ieee
Conference_Titel
Low Power Electronics and Design, 2003. ISLPED '03. Proceedings of the 2003 International Symposium on
Print_ISBN
1-58113-682-X
Type
conf
DOI
10.1109/LPE.2003.1231938
Filename
1231938
Link To Document