DocumentCode
2081721
Title
1 GHz CMOS 12:1 time division MUX/DEMUX pair
Author
Shastri, K.R. ; Carter, W.E.
Author_Institution
AT&T Bell Labs., Allentown, PA, USA
fYear
1991
fDate
12-15 May 1991
Abstract
A 1-GHz 12:1 MUX/DEMUX (multiplexer/demultiplexer) pair has been designed and fabricated in 0.9-μm CMOS technology. They work with input clock amplitudes as low as 1.0 V. The skew between the clock and high-speed data to DEMUX can vary as much as 700 ps. The MUX drives up to 50 mA of current into the equivalent of a 25-Ω load with rise/fall times of ~200 ps. The pair was tested in package form, yielding a 0 bit error rate with pseudorandom data up to 900 MHz. Full custom cells were used in the high-speed section, and standard cells were used for the low-speed section
Keywords
CMOS integrated circuits; application specific integrated circuits; digital integrated circuits; multiplexing equipment; time division multiplexing; 0.9 micron; 1 GHz; 1 V; 50 mA; ASIC; CMOS; MUX/DEMUX pair; TDM; bit error rate; demultiplexer; full custom cells; input clock amplitudes; multiplexer; pseudorandom data; standard cells; time division; Bit error rate; CMOS technology; Clocks; Coupling circuits; Delay; Packaging; Pulse generation; Resistors; Testing; Voltage;
fLanguage
English
Publisher
ieee
Conference_Titel
Custom Integrated Circuits Conference, 1991., Proceedings of the IEEE 1991
Conference_Location
San Diego, CA
Print_ISBN
0-7803-0015-7
Type
conf
DOI
10.1109/CICC.1991.164078
Filename
164078
Link To Document