Novel jitter and phase noise reduction circuit

This paper presents a novel jitter reduction circuit. The reduction technique is based on the time domain jitter averaging. The technique is a simple phase noise reduction method, which can be applied to a signal path as a drop-in building block. The jitter averaging technique allows the circuit to be applied in cascade for higher phase noise reduction.