Power-on contention elimination [CMOS digital circuits]

If ignored, power-on contention will eventually become intolerable. If ignored on current processes it will lead to increased fallout at burn-in. On future processes it may lead to fallout at the normal operating supply for a chip. Fortunately, a straightforward design solution is available which permits a chip to avoid power-on contention failures. The authors describe this design solution.