Synthesis of system-level bus interfaces

Given a set of communication channels to be implemented as a single bus, the authors present a bus-generation algorithm which determines the width of a bus implementation. Tradeoffs between the width of the bus and the performance of the processes communicating over the bus are evaluated. The algorithm incorporates system level constraints such as data transfer rates and the number of pins and allows several channels that may be transferring different sizes of data to be implemented as a single bus. The authors demonstrate through a detailed example the usefulness of the algorithm in implementing system-level interfaces between modules