Automatic coarse-grain partitioning and automatic code generation for heterogeneous architectures

Real time signal, image, and control applications have very important time constraints, involving the use of several powerful numerical calculation units. The aim of our project is to develop a fast and automatic prototyping process dedicated to parallel architectures made of both PC and several last generation Texas Instruments digital signal processors: TMS320C6X DSP. The process is based on SynDEx, a CAD software improving algorithm implementation onto multiprocessor architectures by finding the best matching between an algorithm and an architecture. SynDEx kernels for automatic PC and DSP dedicated code generation have been developed with the new SynDEx functionalities. A full coding application illustrates the results. The application is an image compression algorithm called LAR (locally adaptive resolution).