DocumentCode
2168377
Title
The mechanical stress effects on data retention reliability of NOR flash memory
Author
Park, Y.M. ; Lee, J.S. ; Kim, M. ; Choi, M.K. ; Kim, K. ; Han, J.I. ; Kwon, D.W. ; Lee, W.K. ; Song, Y.H. ; Suh, K.D.
Author_Institution
Memory Div., Samsung Electron. Co. Ltd, Kyunggi, South Korea
fYear
2001
fDate
2-5 Dec. 2001
Abstract
The mechanical stress of silicon nitride and silicon oxynitride, used as gate transistor sidewall or passivation layers in NOR flash memory cells, on data retention characteristics is investigated. The stress is studied by simulation based on experimental data. As the mechanical stress on the floating gate increases, the Vth shift of the programmed cell after bake increases. It is explained by the trap assisted tunneling model. Such stress has a severe impact on data retention when using silicon nitride as the gate sidewall layer and increasing the thickness of it. It is certified that the effect of the passivation layer on data retention is due to the hydrogen concentration in the layer rather than mechanical stress.
Keywords
flash memories; integrated circuit measurement; integrated circuit modelling; integrated circuit reliability; internal stresses; passivation; tunnelling; NOR flash memory; Si/sub 3/N/sub 4/; SiON; data retention reliability; floating gate; gate transistor sidewall layer; hydrogen concentration; mechanical stress effects; passivation layer; programmed cell threshold voltage shift; simulation; trap assisted tunneling model; Electron traps; Flash memory; Hydrogen; Nonvolatile memory; Passivation; Silicon; Temperature; Tensile stress; Transistors; Tunneling;
fLanguage
English
Publisher
ieee
Conference_Titel
Electron Devices Meeting, 2001. IEDM '01. Technical Digest. International
Conference_Location
Washington, DC, USA
Print_ISBN
0-7803-7050-3
Type
conf
DOI
10.1109/IEDM.2001.979611
Filename
979611
Link To Document