DocumentCode :
2172911
Title :
A 0.55-V 1-GHz frequency synthesizer PLL for ultra-low-voltage ultra-low-power applications
Author :
Abdelfattah, Omar ; Shih, Ishiang ; Roberts, Gordon ; Shih, Yi-Chi
Author_Institution :
Department of Electrical and Computer Engineering, McGill University, Montreal, Canada
fYear :
2015
fDate :
24-27 Feb. 2015
Firstpage :
1
Lastpage :
4
Abstract :
An ultra-low-voltage ultra-low-power frequency synthesizer phase-locked loop (PLL) is presented. The presented PLL utilizes different low-voltage techniques to allow operation at high speed while operating from a 0.55 V power supply. Fabricated in 65 nm CMOS technology, the PLL occupies a silicon area of 1.2 mm2 and consumes 3 mW dc power. The frequency operating range is from 860 MHz to 1.22 GHz, while the measured phase noise is −107 dBc/Hz at 1 MHz offset from a 1.2 GHz carrier frequency. The rms jitter of the PLL is 6.1 ps, measured at 1.2 GHz carrier.
Keywords :
CMOS integrated circuits; Frequency synthesizers; Phase locked loops; Phase noise; Transistors; Voltage-controlled oscillators;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Circuits & Systems (LASCAS), 2015 IEEE 6th Latin American Symposium on
Conference_Location :
Montevideo, Uruguay
Type :
conf
DOI :
10.1109/LASCAS.2015.7250428
Filename :
7250428
Link To Document :
بازگشت