DocumentCode
2178341
Title
A 3 V-30 MHz analog CMOS current-mode bandwidth programmable integrator
Author
Yoon, Kwang Sub
Author_Institution
Dept. of Electr. Eng., Inha Univ., Inchon, South Korea
Volume
1
fYear
1997
fDate
3-6 Aug 1997
Firstpage
312
Abstract
A design methodology of the analog current-mode bandwidth programmable integrator for a low voltage (3 V) and low power application is developed. The integrator occupies the active chip area of 0.3 mm2. The experimental result illustrates a low power dissipation (1.0 mW-3.55 mW), 65 dB of the dynamic range, and bandwidth programmability (10 MHz-30 MHz) with an external digital 4 bit
Keywords
CMOS analogue integrated circuits; analogue processing circuits; integrated circuit design; integrating circuits; 1 to 3.55 mW; 10 to 30 MHz; 3 V; analog CMOS IC; bandwidth programmable integrator; current-mode integrator; design methodology; low power application; low voltage application; small-signal analysis; Bandwidth; Capacitance; Design methodology; Impedance; MOSFETs; Mirrors; Programmable logic arrays; Switches; Switching circuits; Transconductance;
fLanguage
English
Publisher
ieee
Conference_Titel
Circuits and Systems, 1997. Proceedings of the 40th Midwest Symposium on
Conference_Location
Sacramento, CA
Print_ISBN
0-7803-3694-1
Type
conf
DOI
10.1109/MWSCAS.1997.666096
Filename
666096
Link To Document