Title :
Prevention flow-control for low latency torus networks-on-chip
Author :
Joshi, Arpit ; Mutyam, Madhu
Author_Institution :
Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., Madras, Chennai, India
Abstract :
The challenge for on-chip networks is to provide low latency communication in a very low power budget. To reduce the latency and keep the simplicity of a mesh network, torus network is proposed. As torus networks have inherent circular dependency, additional effort is needed to prevent deadlock, even if deadlock free routing algorithms are used. We describe a novel flow-control mechanism to address cost/performance constraints in torus networks and ensure freedom from deadlock. Flow-control is achieved using a prevention mechanism which uses virtual cut-through switching, and deadlock freedom is achieved by considering only a single packet buffer per input port. We can simplify the router design by having a simple switch allocator, which prioritizes insight packets, and a single packet buffer per input port, which eliminates the need for virtual channels. Experimental validation reveals that our design achieves significant improvement in throughput, as compared to the traditional design, using significantly fewer buffers.
Keywords :
integrated circuit design; network-on-chip; circular dependency; cost constraints; deadlock free routing algorithm; deadlock freedom; deadlock prevention; flow-control prevention; mesh network; performance constraints; router design; switch allocator; torus networks-on-chip; virtual cut-through switching; Complexity theory; Pipelines; Protocols; Routing; Switches; System recovery; Throughput; Deadlock; Flow-control; Networks-on-Chip; Torus;
Conference_Titel :
Networks on Chip (NoCS), 2011 Fifth IEEE/ACM International Symposium on
Conference_Location :
Pittsburgh, PA
Electronic_ISBN :
978-1-4503-0720-8