DocumentCode :
2199287
Title :
A Pipelined Architecture for a 20-point PFA
Author :
Aghaee, Nima ; Eshghi, Mohammad
Author_Institution :
Dept. of Electr. Eng., Tarbiat Modares Univ., Tehran
fYear :
2006
fDate :
14-17 Nov. 2006
Firstpage :
1
Lastpage :
4
Abstract :
This paper presents a continuous-I/O word-serial pipelined structure for a 20-point prime-factor FFT algorithm (PFA), called pipelined PFA (P-PFA). The 20-point DFT is broken down into the 4-point and the 5-point partial DFTs, using the PFA. The 4-point and the 5-point partial DFTs are implemented using the 4-point butterfly and the 5-point Winograd Fourier transform algorithm (WFTA), respectively. The P-PFA includes three register units in addition to three shuffling units in the input, middle, and output. The register and the shuffling units arrange the data according to the Chinese remainder theorem mapping, the Good´s mapping, and the natural order. The average signal to error ratio of the proposed P-PFA is between 30 and 35 dB, for 9-bit word length. The speed up of the P-PFA is about 1.2, for 9-bit word length. The area is about 40b+376 times the area of an adder, where b is the word length
Keywords :
adders; discrete Fourier transforms; multiplying circuits; pipeline processing; shift registers; 20-point prime-factor FFT algorithm; 4-point butterfly; 5-point Winograd Fourier transform algorithm; 9 bits; Chinese remainder theorem mapping; DFT; Good´s mapping; P-PFA; WFTA; adder; pipelined architecture; register units; shuffling units; word-serial pipelined structure; Arithmetic; Cathode ray tubes; Computer architecture; Convolution; Discrete Fourier transforms; Equations; Fourier transforms; Frequency; Partitioning algorithms; Pipelines;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
TENCON 2006. 2006 IEEE Region 10 Conference
Conference_Location :
Hong Kong
Print_ISBN :
1-4244-0548-3
Electronic_ISBN :
1-4244-0549-1
Type :
conf
DOI :
10.1109/TENCON.2006.343992
Filename :
4142184
Link To Document :
بازگشت