Title :
Low power and fast DCT architecture using multiplier-less method
Author :
El Aakif, M. ; Belkouch, S. ; Chabini, N. ; Hassani, M.M.
Author_Institution :
Embedded Syst. & Digital Control Lab., Univ. of Cadi Ayyad, Marrakech, Morocco
fDate :
May 30 2011-June 1 2011
Abstract :
In this paper, a low power and fast DCT (Discrete Cosine Transform) using multiplier-less method is presented with a new modified FGA (Flow-Graph Algorithm), which is derived from our previously presented FGA of DCT based on Loeffler algorithm. The multiplier-less method is based on the replacement of multiplications with a minimum number of additions and shifts. The proposed FGA is performed and compared to a previous one. The results of FPGA implementations on Altera Cyclone II show the increase of the maximum frequency, the decrease of the resources usage and the reduction of the dynamic power by 7.2 % at 120 MHz of clock frequency with a new proposed FGA algorithm. Another comparison with recent published results has been done and proves the efficiency of the proposed FGA.
Keywords :
discrete cosine transforms; field programmable gate arrays; flow graphs; low-power electronics; Altera Cyclone II; FGA algorithm; FPGA implementation; Loeffler algorithm; clock frequency; discrete cosine transform; dynamic power reduction; fast DCT architecture; flow-graph algorithm; frequency 120 MHz; low power; maximum frequency; multiplication replacement; multiplier-less method; Algorithm design and analysis; Computer architecture; Discrete cosine transforms; Equations; Field programmable gate arrays; Hardware; Power demand; DCT; Dynamic Power; FGA; FPGA; Multiplier-Less;
Conference_Titel :
Faible Tension Faible Consommation (FTFC), 2011
Conference_Location :
Marrakech
Print_ISBN :
978-1-61284-646-0
DOI :
10.1109/FTFC.2011.5948920
