Design and implementation of low power FFT/IFFT processor for wireless communication

Fast Fourier transform (FFT) processing is one of the key procedure in popular orthogonal frequency division multiplexing (OFDM) communication systems. Structured pipeline architectures, low power consumption, high speed and reduced chip area are the main concerns in this VLSI implementation. In this paper, the efficient implementation of FFT/IFFT processor for OFDM applications is presented. The processor can be used in various OFDM-based communication systems, such as Worldwide Interoperability for Microwave access (Wi-Max), digital audio broadcasting (DAB), digital video broadcasting-terrestrial (DVB-T). We adopt single-path delay feedback architecture. To eliminate the read only memories (ROM´s) used to store the twiddle factors, this proposed architecture applies a reconfigurable complex multiplier to achieve a ROM-less FFT/IFFT processor and to reduce the truncation error we adopt the fixed width modified booth multiplier. The three processing elements (PE´s), delay-line (DL) buffers are used for computing IFFT. Thus we consume the low power, lower hardware cost, high efficiency and reduced chip size.