Title :
On lower bounds for scheduling problems in high-level synthesis
Author :
Narasimhan, M. ; Ramanujan, J.
Author_Institution :
lntel Corporation
Keywords :
Centralized control; Clocks; Delay; Flow graphs; High level synthesis; Linear programming; Permission; Processor scheduling; Scheduling algorithm; Time factors;
Conference_Titel :
Design Automation Conference, 2000. Proceedings 2000
Print_ISBN :
1-58113-187-9
DOI :
10.1109/DAC.2000.855371