Title :
Unifying behavioral synthesis and physical design
Author :
Dougherty, William E. ; Thomas, Donald E.
Author_Institution :
Carnegie Mellon University
Keywords :
Costs; Delay estimation; Design automation; History; Integrated circuit interconnections; Integrated circuit synthesis; Minimization; Permission; Processor scheduling; Wires;
Conference_Titel :
Design Automation Conference, 2000. Proceedings 2000
Print_ISBN :
1-58113-187-9
DOI :
10.1109/DAC.2000.855415