Techniques to remove false paths in statistical static timing analysis

In this paper, we propose techniques to remove certain false paths in the calculation of the distribution of the maximum delay of a given CMOS combinatorial circuit, when distributions of interconnect delays and gate switching delays of the circuit are given. Such a calculation is called the statistical static timing analysis, and the removal of false paths is important, since only the delays of true paths are to be analyzed in the static timing analysis