DocumentCode :
2259792
Title :
VTEG: VHDL test environment generator
Author :
Saha, Sudip ; Sriram, Sujatha
fYear :
2004
fDate :
Sept. 1-3, 2004
Firstpage :
532
Lastpage :
535
Keywords :
Automatic testing; Consumer electronics; Design engineering; Engines; Floods; Hardware design languages; Logic testing; Monitoring; Programmable logic devices; Technological innovation;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Consumer Electronics, 2004 IEEE International Symposium on
Print_ISBN :
0-7803-8527-6
Type :
conf
DOI :
10.1109/ISCE.2004.1376003
Filename :
1376003
Link To Document :
بازگشت