DocumentCode
2262049
Title
Carbon nanotube interconnects for low-power high-speed applications
Author
Alam, Naushad ; Kureshi, A.K. ; Hasan, Mohd ; Arslan, T.
Author_Institution
Aligarh Muslim Univ., Aligarh, India
fYear
2009
fDate
24-27 May 2009
Firstpage
2273
Lastpage
2276
Abstract
This paper investigates the prospects of mixed bundle of carbon nanotubes (CNT) as low-power high-speed interconnects for future VLSI applications. The power dissipation and delay of CNT bundle interconnects are examined and compared with that of the Cu interconnects at the 32-nm technology node. We evaluated and compared various performance metrics of interconnects with both CMOS and carbon nanotube field effect transistor (CNFET) driver and FO4 load using transmission line model. The results show that CNT bundle consumes 1.5 to 4 folds smaller power than Cu for intermediate and global interconnects. The CNT bundle interconnects are also faster than Cu except for local interconnects. It is concluded that the mixed bundle of CNTs is a promising candidate for intermediate and global interconnects in future technologies.
Keywords
CMOS integrated circuits; VLSI; carbon nanotubes; field effect transistors; high-speed integrated circuits; integrated circuit interconnections; low-power electronics; nanotechnology; transmission lines; C; CMOS driver; VLSI applications; carbon nanotube field effect transistor driver; carbon nanotube interconnects; high-speed interconnects; low-power interconnects; nanotechnology node; power dissipation; size 32 nm; transmission line; CMOS technology; CNTFETs; Carbon nanotubes; Delay; Driver circuits; Measurement; Power dissipation; Power transmission lines; Semiconductor device modeling; Very large scale integration;
fLanguage
English
Publisher
ieee
Conference_Titel
Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on
Conference_Location
Taipei
Print_ISBN
978-1-4244-3827-3
Electronic_ISBN
978-1-4244-3828-0
Type
conf
DOI
10.1109/ISCAS.2009.5118252
Filename
5118252
Link To Document