Title :
Structural constraints for circular self-test paths
Author :
Carletta, Joan ; Papachristou, Christos
Author_Institution :
Dept. of Comput. Eng. & Sci., Case Western Reserve Univ., Cleveland, OH, USA
fDate :
30 Apr-3 May 1995
Abstract :
Constraints on the structure of circular self-test paths in register transfer level (RTL) circuits with circular Built-In Self Test (BIST) features are discussed. These constraints arise from the desire to avoid bit-level correlation, which can have a devastating effect on test quality. Two causes of bit-level correlation are examined, with examples demonstrating the resulting degradation in test quality. The first cause, register adjacency, is a byproduct of the ordering of the registers within the circular self test path. The second cause, a correlation inherent in circular BIST, stems from the shifting nature of the circular self-test path
Keywords :
automatic testing; built-in self test; flip-flops; integrated circuit testing; logic testing; sequential circuits; bit-level correlation; built-in self test; circular self-test paths; register adjacency; register transfer level circuits; test quality; Automatic testing; Built-in self-test; Circuit testing; Clocks; Costs; Degradation; Flip-flops; Registers; Semiconductor device testing; Test pattern generators;
Conference_Titel :
VLSI Test Symposium, 1995. Proceedings., 13th IEEE
Conference_Location :
Princeton, NJ
Print_ISBN :
0-8186-7000-2
DOI :
10.1109/VTEST.1995.512678