DocumentCode
2323967
Title
IC Postprocessing Stage for Random Number Generators and an Alternative Design Methodology
Author
Ergün, Salih
Author_Institution
TUBITAK-Nat. Res. Inst. of Electron. & Cryptology, Gebze, Turkey
fYear
2011
fDate
14-16 Oct. 2011
Firstpage
213
Lastpage
217
Abstract
This paper explains post processing techniques used in random number generators. Popular post processing techniques have been reviewed and integrated by using HHNEC´s 0.25 um eFlash process with a supply voltage of 2.5V. Furthermore these post processing techniques are compared with each other in point of throughput, simplicity, area occupation and power consumption. An alternative design methodology is also presented for random number generation which considers its underlying entropy source instead of blindly applying complicated post processing techniques. Then, introduced design methodology, which provides sufficient output randomness without any further post-processing necessity, is compared with other implementations. High-performance random number generators can be realized in the light of this design methodology.
Keywords
integrated circuit design; power aware computing; random number generation; IC postprocessing stage; alternative design methodology; eFlash process; power consumption; random number generators; supply voltage; Chaos; Cryptography; Design methodology; Entropy; Generators; Oscillators; Throughput; Postprocessing techniques; Random number generators;
fLanguage
English
Publisher
ieee
Conference_Titel
Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP), 2011 Seventh International Conference on
Conference_Location
Dalian
Print_ISBN
978-1-4577-1397-2
Type
conf
DOI
10.1109/IIHMSP.2011.25
Filename
6079505
Link To Document